another paper at this conference.
Introduction
Event analysis software which is repeatedly executed for each event acquired from the CAMAC instruments in multi-parameter nuclear physics experiments, has typically been run on single computer systems with sophisticated multi-user and multitasking operating systems. Since each event is analyzed independently, it is possible to handle the analysis task with multiple computers operating on individual events in parallel with minimal interprocessor communication requirements; and since the analysis software is relatively simple, it can easily be run on most currently available 16-and 32-bit microcomputers without the need of an operating system. The commercial availability of single-board microcomputers with costs in the $1K to $2K price range and of IEEE standard bus systems capable of supporting multiple processors have made the design of a parallel multiprocessor system practical in nuclear and atomic physics experiments.
To use a multiprocessor system effectively, careful attention must be paid to two areas of data communication that are potential limiting factors to system performance. These areas are:
1.
The distribution of data to the processors from the data source should insure that no data transfer bus becomes saturated and no processor becomes data starved.
2.
The interface between the multiprocessor system and a host computer system should ensure that effective control can be applied to the multiprocessor system by the host and that data can be transferred to the host from the multiprocessors at high rates.
Each of these issues has been considered in the design of the DAPHNE data acquisition system.
System Overview
This discussion will cover the processing and movement of event data from the time the event data originates in CAMAC modules at remote experimental sites until it is eventually transferred into memory buffers on a VAX-11/750 (see Fig. 1 ). The EH consists of two CAMAC modules, a programmable sequencer and a CAMAC auxiliary controller. The sequencer contains a 2K by 24-bit memory which can be programmed to pack event data into an associated CAMAC FIFO with all the variations of fixed and variable event formats needed by the ATLAS instruments. The program code is generated by a crossassembler on the VAX and downloaded through the RS232 CAMAC link. Also, the EH has sufficient front panel inputs and outputs to control the CAMAC data acquisition instruments at the experimental sites without host processor intervention during on-line operation.
Program execution is enabled by a command from the VAX over the RS232 link. An event read is initiated by a trigger pulse at the front panel of the sequencer. The trigger can be sensed by the EH and the first CAMAC read cycle initiated within 1-2 ,usecs of the leading edge of the trigger pulse for The Receivers differentially receive the data stream from the Driver and gate the data stream onto the CAMAC Dataway when selected by the switches on the ED controller. In addition to selecting a data stream, the ED Controller is responsible for inserting an event parameter count into the data stream and for finding an empty iSBX FIFO buffer on one of the Event Processors to receive the data stream whle insuring that an event is not split between iSBX FIFOs. To accomplish this, the PAL sequencer in the ED controller (see Fig. 2b ) executes the following loop continuously:
Gate the address counter in the ED controller onto the data lines, strobe the address control line, and sense the EMPTY status returned from the iSBX FIFO which has matched the address on the data lines with its own internal address.
2.
If not EMPTY, then increment the address counter and repeat (1) , else go to (3).
3.
Clear the iSBX FIFO-MOD 128 register and DONE bit.
4.
Sense the DAVAIL (data available) line from 
5. Price--since many of the single-board computers will be used, the price of the single-board computers must be considered. 
Event Processor (EP)
Five factors influenced the choice of the EP.
1.
Availability--the single-board computers comprising the EPs must be available in quantity off a local supplier's shelf.
2.
Power--the processor must run the typical event analysis algorithms on 16 bit data with at least the speed of a VAX-ll/750.
3.
Features--the processor must support a floating point coprocessor and must have features which support multiprocessor operation such as dual ported memory and bus interlocked instructions.
4. Support--cross development support must be available on VAX/VMS to assemble, compile, and debug (on the target processor) software developed for the microprocessor.
Event Processor Interface (EPI)
A separate EPI exists for the primary and secondary instruments (see Fig. 4a ). Each EPI consists of a single intelligent DMA Unibus Interface board linked to multiple Multibus Interface boards over two 50 conductor flat cables. One Multibus Interface is required for each Multibus chassis and up to seven chassis can be linked to one Unibus Interface. In addition, both EPIs share an 8K byte Unibus memory which serves as a mailbox between VAX/VMS driver code and the EPIs.
The Unibus Interface (see Fig. 4b ) contains a Z80 microcomputer, a 2K byte firmware monitor, an 8K byte RAM Z80 program memory, two DMA controller chips, and 16 bytes of shared registers which can be read and written by both the Z80 and the VAX. The DMA chips are programmed by the Z80 and are used to move blocks of data between the EPs and the Unibus. Each VMS channel supported by the EPI uses one of the shared registers as a CSR register while the other shared registers are used for special purposes by the VMS I/O channels. 
To the VMS driver the EPI appears as three separate controllers or channels. These channels are: 1) Utility Data Channel, 2) Command Message Channel and 3) Event Data Channel.
For all channels the EPI retrieves information necessary to complete a QIO operation from a page of Unibus memory assigned to that channel (the channel mailbox). The VMS driver fills in the information in the channel mailbox from the QIO parameters. To initiate execution of the QIO by the EPI, the device driver need only set a bit (GO bit) in the channel's CSR. Upon completion of the QIO operation, the EPI returns a status longword to the channel mailbox, indicating the status of the data transfer operation, and interrupts the driver.
Utility Data Channel: This channel performs general purpose DMA transfers between physical Multibus memory and VMS process buffers. It is used to download EP programs, to supply EPs with raw event data during tape replay, and to monitor the operation of the EPs during on-line operation.
Command Message Channel: This channel transfers 16 bytes of command information and up to 112 bytes of message data to any one or all (broadcast) of the EPs. The VMS device driver places the command and message data in the channel mailbox. The EPI transfers the data from the mailbox to fixed locations in the target EP's local memory reserved for commands and messages. The EPI then generates an Interrupt Level 0 on the Multibus. Only the EP with a command in its buffer will respond. At the completion of the command the EPI retrieves a 4-byte command response from the EP and returns it to the channel mailbox before starting the normal channel completion routine. The command response is returned to the VMS process as the second longword of the QIO status block. The commands are used to halt or pause data acquisition by the After finding a free buffer, the EPI reads the Unibus address assigned by the VMS driver to the associated VMS receiver process buffer from the channel mailbox and transfers the data to the receiver process. The EPI then sets bit 1 in the BCx register, fills in the Buffer Completion Register with the BCx number, informs the VMS driver that an event buffer was just transferred through the contents of the I/O status longword in the mailbox, and interrupts the driver. The Buffer Completion Register is one of the 16 shared byte registers on the intelligent Unibus Interface. The VMS driver reads the I/O status longword from the mailbox and the Buffer Completion Register, and then sets an Event Flag associated with a particular buffer in the VMS receiver process. Finally, the VMS driver sets bit 2 in the BCx register. Wheni activated, the receiver process sets bit 3 in the BCx register when starting to process the buffer and clears the BCx register when finished processing the buffer. Thus, the receiver process is able to free the buffer for further use by the EPI by directly clearing the BCx register. This method eliminates all QIO processing overhead in the VAX associated with starting a buffer transfer operation.
Status and Conclusion
The DAPHNE system will begin to take data and be debugged as a complete hardware/software system in June 1985. At that time extensive performance checking and -tuning to achieve maximum throughput will be done. The system will be ready for the full operation of the ATLAS accelerator instruments in September 1985.
